High Linearity Front-End Circuit for RF Sampling ADCs with Nonlinear Junction Capacitor Cancellation
Abstract: This paper presents a high linearity front-end circuit for RF sampling ADCs, including an input buffer and a sampling network. The input buffer uses a two-stage NMOS cascode structure and is ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results