Abstract: Scan chain Design-for-Testability (DFT) methods enhance circuit testability and fault coverage but vulnerable to security threats. Unauthorized access by an adversary at the untrusted test ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results