Abstract: This paper introduces a novel closed-loop testing methodology for efficient linearity testing of high-resolution Successive Approximation Register (SAR) Analog-to-Digital Converters (ADCs).
Some results have been hidden because they may be inaccessible to you
Show inaccessible results